

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

□ Search Results **BROWSE SEARCH IEEE XPLORE GUIDE** Results for "(virtual and alias* and transla*<in>metadata)" **⊠** e-mail Your search matched 71 of 1566306 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options **Modify Search** (virtual and alias* and transla*<in>metadata) View Session History Search **New Search** L. J. Check to search only within this results set » Key IEEE JNL IEEE Journal or 서 view selected items | Select All Deselect All View: 1-Magazine **IET JNL** IET Journal or Magazine 1. Uniprocessor virtual memory without TLBs \Box IEEE Conference **IEEE CNF** Jacob, B.; Mudge, T.; Proceeding Computers, IEEE Transactions on **IET Conference IET CNF** Volume 50, Issue 5, May 2001 Page(s):482 - 499 Proceeding Digital Object Identifier 10.1109/12.926161 IEEE STD IEEE Standard AbstractPlus | References | Full Text: PDF(696 KB) | IEEE JNL Rights and Permissions 2. LLVA: a low-level virtual instruction set architecture Г Adve, V.; Lattner, C.; Brukman, M.; Shukla, A.; Gaeke, B.; Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM Inte Symposium on 2003 Page(s):205 - 216 Digital Object Identifier 10.1109/MICRO.2003.1253196 AbstractPlus | Full Text: PDF(323 KB) | IEEE CNF Rights and Permissions 3. Software-managed address translation Jacob, B.; Mudge, T.; High-Performance Computer Architecture, 1997., Third International Symposiu 1-5 Feb. 1997 Page(s):156 - 167 Digital Object Identifier 10.1109/HPCA.1997.569652 AbstractPlus | Full Text: PDF(1184 KB) | IEEE CNF Rights and Permissions 4. Fault-tolerant features in the HaL memory management unit Saxena, N.R.; Chang, C.-W.D.; Dawallu, K.; Kohli, J.; Helland, P.;

Rights and Permissions

Volume 44, Issue 2, Feb. 1995 Page(s):170 - 180 Digital Object Identifier 10.1109/12.364529

AbstractPlus | References | Full Text: PDF(1076 KB) | IEEE JNL

Computers, IEEE Transactions on

5. Constructing virtual architectures on a tiled processor Wentzlaff, D.; Agarwal, A.;

Code Generation and Optimization, 2006. CGO 2006. International Symposiun 26-29 March 2006 Page(s):12 pp. Digital Object Identifier 10.1109/CGO.2006.11